Regviz

Espressif Systems /ESP32-C6 /PCR /SARADC_CLKM_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SARADC_CLKM_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/PCR/SARADC_CLKM_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SARADC_CLKM_DIV_A 0SARADC_CLKM_DIV_B 0SARADC_CLKM_DIV_NUM 0SARADC_CLKM_SEL 0 (SARADC_CLKM_EN)SARADC_CLKM_EN

Description

SARADC_CLKM configuration register

Fields

SARADC_CLKM_DIV_A

The denominator of the frequency divider factor of the saradc function clock.
SARADC_CLKM_DIV_B

The numerator of the frequency divider factor of the saradc function clock.
SARADC_CLKM_DIV_NUM

The integral part of the frequency divider factor of the saradc function clock.
SARADC_CLKM_SEL

set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3: reserved.
SARADC_CLKM_EN

Set 1 to enable saradc function clock

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data